10/629435 10/629435

INTEGRABLE DC/AC VOLTAGE TRANSFORMER/ISOLATOR AND ULTRA-LARGE-SCALE CIRCUIT INCORPORATING THE SAME

Inventors:

Shye Shapira

916 Dylan Drive

Allentown, Pennsylvania 18104

William B. Wilson 4964 Briarwood Drive

Macungie, Pennsylvania 18062

Gerard Zaneski

2191 Light Horse Harry Road Macungie, Pennsylvania 18062

Assignee:

Agere Systems Inc. 555 Union Boulevard

Allentown, Pennsylvania 18109

CERTIFICATE OF EXPRESS MAIL

Il hereby certify that this correspondence, including the attachments listed, is being deposited with the United States Postal Service, Express Mail - Post Office to Addressee, Receipt No. Express Mail - Post Office to Addressee, Receipt No. Express Mail - Post Office to Addressee (and Commissioner for Patents, Alexandria, VA 22313, on the date shown below

Date of Mailing To Date of printed name of person mailing To Signature of Pe

Hitt Gaines, P.C. P.O. Box 832570 Richardson, Texas 75083 (972) 480-8800

INTEGRABLE DC/AC VOLTAGE TRANSFORMER/ISOLATOR AND ULTRA-LARGE-SCALE CIRCUIT INCORPORATING THE SAME

Ä

TECHNICAL FIELD OF THE INVENTION

[0001] The present invention is directed, in general, to an integrated circuit (IC) component and, more specifically, to an integrable DC/AC voltage transformer/isolator for use in an Ultra-Large-Scale Integrated (ULSI) circuit and a ULSI circuit incorporating one or more of such transformer/isolator.

BACKGROUND OF THE INVENTION

[0002] It would be difficult to overstate the importance that ICs have attained in today's electronic devices. They perform the core functions of computers, communications devices, automobiles, airplanes, thermostats, calculators and chemical plants, just to name a few widely diverse examples.

[0003] Given their importance and sheer numbers, the quest over the last several decades has been to make ICs smaller, more powerful, less expensive and less energy consumptive. To these ends, IC include larger numbers of devices (mostly transistors) in smaller sizes and greater densities. The progression has been from Large-Scale ICs (LSIs) to Very Large-Scale ICs (VLSIs) to ULSIs.

â

[0004] Electrical isolation is an important objective for many types of circuits, including those embodied as ICs. Isolation in its most basic sense occurs when at least DC voltages are contained to within a circuit (e.g., isolated power supplies). Isolation is extended in some cases to include power (e.g., voltage detectors) and even AC voltages (e.g., certain communications circuits).

[0005] The prior art contains several different devices that can bridge isolated circuits, allowing only AC voltages, power or signals to be conveyed as desired. These devices are broadly divided into two classes: passive and active.

[0006] Passive devices require no power for their own operation and include transformers (which use magnetic fields to bridge circuits) and capacitors (which use electric fields to bridge circuits). Active devices do require power to operate and include buffers (e.g., differential amplifiers, which block common mode electric signals and use only differential electric signals to bridge circuits) and optocouplers (which use light to bridge circuits).

[0007] Passive devices are advantageous in that they are simple and require no power for their own operation. However, transformers are by their nature relatively large and require a structure that does not easily lend itself to integration into an IC. Capacitors are smaller than transformers and are easily integrated into an IC, but must be sized inversely to the

frequencies they are to convey -- the lower the frequency, the larger the capacitor. This physical constraint renders them unsuitable for many applications.

[0008] Active devices are generally more flexible and can in some cases provide greater degrees of isolation, but they require power to operate and often take up larger areas on ICs. Active devices are disadvantageous in ICs where power consumption and size are critical.

[0009] The need for effective isolation in ICs, particularly ULSIs, remains unsatisfied. What is needed in the art is a fundamentally new electronic device that provides electrical isolation and is readily integrable into an IC.

SUMMARY OF THE INVENTION

[0010] To address the above-discussed deficiencies of the prior art, the present invention provides an electronic device, a method of manufacturing an electronic device and an integrated circuit that employs at least one such electronic device to couple first and second circuits together in an isolated fashion.

[0011] One aspect of the present invention provides an electronic device, including: (1) a first conductive channel, (2) a second conductive channel and (3) an isolation layer formed from and over the first conductive channel, interposing the first conductive channel and the second conductive channel and configured both to isolate the second conductive channel electrically from the first conductive channel and transfer momentum between charge carriers in the first conductive channel and charge carriers in the second conductive channel.

[0012] Another aspect of the present invention provides a method of manufacturing an electronic device, including: (1) forming a first conductive channel, (2) forming an isolation layer from and over the first conductive channel and (3) forming a second conductive channel proximate the isolation layer, the isolation layer configured both to isolate the second conductive channel electrically from the first conductive channel and transfer momentum between charge carriers in the first conductive channel

and charge carriers in the second conductive channel.

[0013] Yet another aspect of the present invention provides an integrated circuit, including: (1) a substrate, (2) a first circuit supported by the substrate and configured to carry a current, (3) a second circuit and (4) an electronic device, including: (4a) a first conductive channel supported by the substrate and coupled to the first circuit, (4b) a second conductive channel supported by the substrate and coupled to the substrate and coupled to the substrate and (4c) an isolation layer formed from and over the first conductive channel, interposing the first conductive channel and the second conductive channel and configured both to isolate the second conductive channel electrically from the first conductive channel and transfer momentum between charge carriers in the first conductive channel and charge carriers in the second conductive channel.

[0014] The foregoing has outlined, rather broadly, preferred and alternative features of the present invention so that those skilled in the art may better understand the detailed description of the invention that follows. Additional features of the invention will be described hereinafter that form the subject of the claims of the invention. Those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiment as a basis for designing or modifying other structures for carrying out the same purposes of the present invention. Those skilled in the art should also realize that such equivalent constructions do

not depart from the spirit and scope of the invention in its broadest form.

BRIEF DESCRIPTION OF THE DRAWINGS

- [0015] For a more complete understanding of the present invention, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
- [0016] FIGURE 1 illustrates a schematic diagram of one embodiment of an electronic device constructed according to the principles of the present invention;
- [0017] FIGURE 2 illustrates an elevational view of one embodiment of the electronic device of FIGURE 1;
- [0018] FIGURE 3 illustrates a schematic diagram of multiple electronic devices of the kind illustrated in FIGURE 1 coupled to provide an enhanced voltage output;
- [0019] FIGURE 4 illustrates a flow diagram of one embodiment of a method of manufacturing an electronic device carried out according to the principles of the present invention; and
- [0020] FIGURE 5 illustrates a diagram of one embodiment of an IC incorporating at least one electronic device of the kind illustrated in FIGURE 1.

DETAILED DESCRIPTION

[0021] Referring initially to FIGURE 1, illustrated is a schematic diagram of one embodiment of an electronic device, generally designated 100, constructed according to the principles of the present invention. The electronic device 100, and indeed other devices falling within the broad scope of the present invention, uses momentum transfer, also called "coulomb drag," to bridge signals from one circuit to another while maintaining isolation for DC and AC voltages and power. Momentum transfer between charge carriers (e.g., electrons or holes) in two separate layers occurs when the layers are very close to each other and charge carriers flow through one of the layers. Carriers from both layers collide, exerting electrical or mechanical forces on each other as they flow through, transferring at least some of their momentum into the other layer. For this reason, coulomb drag may be thought of as interlayer charge carrier friction (viscosity). The result of that momentum transfer is that a current on one side of the dielectric layer causes a concomitant current on the other side of the dielectric layer without (neglecting quantum tunneling) the charge carriers themselves having traversed the dielectric layer. Unlike transfórmers, capacitors, buffers and optocouplers (which, as will be recalled, respectively use magnetic, electric, differential signals and light as a transfer

medium), the electronic device 100 uses intercarrier momentum transfer, a mechanical effect, as its transfer medium. Because coulomb drag occurs as among conductive channels and dielectric layers in the context of the present invention, it is properly characterized as "interlayer coulomb drag."

[0023] As a consequence, isolation can be readily incorporated into ICs without requiring external circuitry or components. Voltage and current sensors can be formed entirely on ICs without relying on magnetic or optical components or capacitors for isolation.

[0024] From a structural standpoint, the electronic device 100 includes a first conductive channel 110 interposing a first source 120 and a first drain 130. A first gate 140 is associated with the first conductive channel 110.

[0025] The electronic device 100 further includes a second conductive channel 150 interposing a second source 160 and a second drain 170. A second gate 180 is associated with the second conductive channel 150.

[0026] Interposing (located between) the first conductive channel 110 and the second conductive channel 150 is an isolation layer 190. The isolation layer is configured both to isolate the second conductive channel 150 electrically from the first conductive channel 110 and allow a transfer of momentum between charge carriers (not shown) in the first conductive channel 110 and

charge carriers (also not shown) in the second conductive channel 150.

[0027] Under the influence of a voltage originating from an external first circuit (not shown in FIGURE 1), and further under control of the first gate 140, charge carriers flow from the first source 120 through the first conductive channel 110 to the first drain 130. An arrow 220 signifies this flow. Along the way, and as described above, the charge carriers in the first conductive channel 110 collide or otherwise mechanically interact with the charge carriers in the second conductive channel 150. The collisions or interactions result in the transfer of momentum from the charge carriers in the first conductive channel 110 to the charge carriers in the second conductive channel 150.

[0028] The collisions or interaction between charge carriers of the first conductive layer 110 and the second conductive layer 150 can occur by several mechanisms. The most important is by electrical ("coulomb") forces occurring between the carriers. Other mechanisms include exchange of mechanical vibrations ("phonons") or electrical vibrations ("plasmons"). All of these mechanisms result in a net momentum transfer from carriers in the first conducting channel 110 to carriers in the second conductive channel 150.

[0029] The momentum is transferred to the charge carriers contained in the second conductive channel 150, causing them to

flow in a direction parallel, and at a rate proportional, to the flow of charge carriers in the first conductive channel 110. An arrow 230 signifies this flow. This relationship between the flow of the charge carriers in the second conductive channel 150 as a result of the flow of the charge carriers in the first conductive channel 110 is "coulomb drag." Alternatively, under certain conditions, the charge carriers in the first conductive layer 110 may be locked in to the charge carriers in the second layer 150 and flow together. Such a scenario may happen, for example, when the carriers in the first and second conductive channels 110, 150 are of opposite polarity and bind to each other by electrical forces as electrons are bound to the nucleus of an inert gas. In this case, a charge flow of carriers in the first conductive layer 110 may result in an equivalent flow of carriers in the second conductive channel 150.

[0030] Because the isolation layer 190 is dielectric, charge carriers are barred by classical mechanics from crossing the isolation layer 190. This classical barrier achieves the desired electrical isolation between the first conductive channel 110 and the second conductive channel 150. However, those skilled in the pertinent art will understand that quantum tunneling could allow minute numbers of charge carriers to cross the isolation layer 190, resulting in a tunneling current. However, a device may be designed with a sufficiently thick isolation layer 190 so that any

tunneling current is small.

[0031] It has been observed that coulomb drag diminishes rapidly as a function of 1/r, where r is the distance separating the first and second conductive channels 110, 150 (i.e., the thickness of the isolation layer 190). Therefore in Complementary Metal Oxide Semiconductor (CMOS) technology, it is best to use the thinnest oxide used for "core" CMOS Field-Effect Transistors (FETs). illustrated isolation layer 190 is 17 angstroms thick, which is the gate oxide thickness implemented in today's standard CMOS 130nm IC technology. Those skilled in the pertinent art should understand, however, that the isolation layer 190 can be of any appropriate thickness to preserve electrical isolation and effect meaningful coulomb drag. It is also advantageous to use an isolation layer with a low dielectric constant (such as silicon dioxide) that retains large electric forces between carriers in the two layers. The electronic device 100 is illustrated as being a six-[0032] terminal device, with first and second sources, drains and gates 120, 160, 130, 170, 140, 180. Those skilled in the pertinent art should understand, however, that the first and second gates 140, 180 are optional. The electronic device 100 may therefore be a four- or five-terminal device. Those skilled in the pertinent art should further understand that the first and second conductive channels 110, 150 may interpose conductive terminals instead of respective first and second sources and drains. The terminals

would serve merely to convey current between external circuits and the first and second channels 110, 150.

[0033] In the absence of a first gate 140, charge carriers flow through the first conductive channel 110 as a function of voltage and innate channel properties. Likewise, in the absence of a second gate 180, charge carriers flow through the second conductive channel 150 as a function of the strength of coulomb drag and innate channel properties. The first and second gates 140, 180 serve to change innate channel properties by way of applied electric fields, but are highly desirable if the characteristics of the electronic device 100 need to be changed during its operation.

[0034] Turning now to FIGURE 2, illustrated is an elevational view of one embodiment of the electronic device 100 of FIGURE 1.

FIGURE 2 is presented primarily for the purpose of showing how the electronic device 100 may be embodied in a conventional ULSI wafer substrate.

[0035] A substrate 200 contains a first source 120 and a first drain 130. The substrate may optionally be used as a first gate 140. A first conductive channel 110 interposes the first source 120 and the first drain 130.

[0036] An isolation layer 190 is formed from and over the first conductive channel 110. The isolation layer 190 may take the form of a poly gate oxide or any type of insulating layer. For example, an insulating layer may be formed by a semiconductor which has been

depleted of charge carriers either by an external or built-in potential, such as in a pn junction.

[0037] Those skilled in the art will recognize that, so far, a conventional FET structure has been described. However, the remaining structure departs from that of a conventional FET.

[0038] A second source 160 and a second drain 170 (and, optionally, a second gate 180) are formed in an overlying substrate (not referenced separately from the substrate 200. A second conductive channel 150 interposes the second source 160 and the second drain 170.

[0039] Though optional, a region of opposite polarity 210 is located in the second conductive channel 150. The region of opposite polarity may be formed by replacing the gate salicide and implanting an opposite doping in the upper part of the second conductive channel 150. Alternatively, the region 210 may be an etch of the upper part of the second conductive channel 150. region of opposite polarity 210 serves to urge the charge carriers in the second conductive channel to gather proximate the isolation layer 190 and thereby enhance coulomb drag. An arrow 220 illustrates the charge carrier flow. Though not shown or referenced in FIGURE 2, a passivation layer is typically located over the electronic device 100. The first and second conductive channels 110, 150 may be implemented by proper voltage bias between the first and second drains 130, 170 thus forming inversion layers on both sides of the isolation layer 190 as is customary forming a Metal Oxide Semiconductor FET (MOSFET) inversion layer by voltage bias on a gate. However the first and second conductive channels 110, 150 may also be defined by forming two thin semiconductor channels confined between the isolation layer 190 and an additional insulator (not shown).

[0040] Having described the electronic device 100 both in schematic and structural terms, some of its possible uses in the context of external circuitry will now be described. Those uses fall into two general classes: current output and voltage output.

[0041] Turning now to FIGURE 3, illustrated is a schematic diagram of multiple electronic devices of the kind illustrated in FIGURE 1 coupled to provide an enhanced voltage output. FIGURE 3 illustrates an isolation circuit 300 that includes a plurality of electronic devices 100 of the type illustrated in FIGURE 1. Those skilled in the art recognize that the isolation circuit 300 is advantageously embodied in an IC, though such need not be the case.

[0042] The plurality of electronic devices 100 are coupled in parallel to a first circuit 310. The plurality of electronic devices 100 are also coupled in series to a second circuit 320. If the purpose of the second circuit 320 is voltage detection, it will be assumed that the second circuit 320 has a very high (perhaps infinite) impedance.

[0043] During operation of the first circuit 310, voltages are

developed across the parallel-coupled plurality of electronic devices 100. The voltages cause charge carriers therein to flow across the respective first conductive channels therein. The resulting momentum is transferred in part to corresponding charge carriers in the respective second conductive channels therein. Because the second circuit 320 has a high impedance, the flow of charge carriers in the second conductive channels causes the charge carriers to pool at the respective second drains and a resulting voltage across the electronic devices 100. Because the plurality of electronic devices 100 are coupled to the second circuit 320 in series, the voltages compound, creating a resulting voltage across the entire isolation circuit that is the sum of the various electronic device 100 voltages. The result is that the second circuit 320 can readily detect currents or voltages in the first circuit 310. Also, the first circuit 310 and the second circuit 320 may be interchanged to obtain an enhanced current output. However due to the presence of the insulating layer (and neglecting tunneling currents), no current can flow from the first circuit 310 to the second circuit 320.

[0044] Turning now to FIGURE 4, illustrated is a flow diagram of one embodiment of a method of manufacturing an electronic device carried out according to the principles of the present invention.

[0045] The method, generally designated 400, begins in a start step 410 wherein a first source and a first drain (and, optionally,

a first gate) is formed in a substrate. Next, in a step 420, a first conductive channel is formed that interposes the first source and the first drain. The first conductive channel may be formed using a CMOS tub diffusion process. Then, in a step 430, an isolation layer is formed proximate (e.g., over) the first conductive channel.

[0046] Next, in a step 440 material constituting an overlying substrate is deposited over the isolation layer. Then, in a step 450, a second source and a second drain (and, optionally, a second gate) are formed in the overlying substrate. Next, in a step 460, a second conductive channel is formed in the overlying substrate that interposes the second source and the second drain. The second conductive channel may comprise a polysilicon MOS gate material. Then, in an optional step 470, a region of opposite polarity is formed in the second conductive channel to urge the charge carriers therein to gather proximate the isolation layer and thereby enhance coulomb drag. Next, in a step 480, the electronic device is passivated by depositing an overlying layer, and the method 400 ends in an end step 490.

[0047] Turning now to FIGURE 5, illustrated is a diagram of one embodiment of an IC incorporating at least one electronic device of the kind illustrated in FIGURE 1.

[0048] The IC, generally designated 500, employs a substrate 510 as a foundation for its circuitry and is preferably, but not

necessarily, a CMOS ULSI circuit. A first circuit 310 is supported by the substrate 510 and configured to carry a current. A second circuit 320 may be supported by the substrate 510 or by another substrate.

[0049] One or more electronic devices 100 are supported by the substrate 510 and employed to couple the first and second circuits 310, 320 together. The electronic devices isolate the first and second circuit 310, 320 from one another, but allow signals to be conveyed from the first circuit 310 to the second circuit 320 without compromising isolation.

[0050] Although the present invention has been described in detail, those skilled in the art should understand that they can make various changes, substitutions and alterations herein without departing from the spirit and scope of the invention in its broadest form.